drashna/ryujinx
1
0
Fork 0
Code Activity Actions

InstEmitMemoryEx: Barrier after write on ordered store (#3193)

Browse source 
* InstEmitMemoryEx: Barrier after write on ordered store

* increment ptc version

* 32
This commit is contained in:
merry 2022-03-19 13:32:35 +00:00 • committed by GitHub
parent e2ffa5a125
commit df70442c46
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
3 changed files with 16 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

15
ARMeilleure/Instructions/InstEmitMemoryEx32.cs
View file

@ -146,13 +146,13 @@ namespace ARMeilleure.Instructions
var exclusive = (accType & AccessType.Exclusive) != 0;
var ordered = (accType & AccessType.Ordered) != 0;
if (ordered)
{
EmitBarrier(context);
}
if ((accType & AccessType.Load) != 0)
{
if (ordered)
{
EmitBarrier(context);
}
if (size == DWordSizeLog2)
{
// Keep loads atomic - make the call to get the whole region and then decompose it into parts
@ -219,6 +219,11 @@ namespace ARMeilleure.Instructions
Operand value = context.ZeroExtend32(OperandType.I64, GetIntA32(context, op.Rt));
EmitStoreExclusive(context, address, value, exclusive, size, op.Rd, a32: true);
}
if (ordered)
{
EmitBarrier(context);
}
}
}