Implement inline memory load/store exclusive and ordered (#1413)
* Implement inline memory load/store exclusive * Fix missing REX prefix on 8-bits CMPXCHG * Increment PTC version due to bugfix * Remove redundant memory checks * Address PR feedback * Increment PPTC version
This commit is contained in:
parent
57bb0abda3
commit
9878fc2d3c
19 changed files with 385 additions and 376 deletions
|
@ -138,7 +138,9 @@ namespace ARMeilleure.CodeGen.Optimizations
|
|||
{
|
||||
return (node is Operation operation) && (operation.Instruction == Instruction.Call
|
||||
|| operation.Instruction == Instruction.Tailcall
|
||||
|| operation.Instruction == Instruction.CompareAndSwap);
|
||||
|| operation.Instruction == Instruction.CompareAndSwap
|
||||
|| operation.Instruction == Instruction.CompareAndSwap16
|
||||
|| operation.Instruction == Instruction.CompareAndSwap8);
|
||||
}
|
||||
|
||||
private static bool IsPropagableCopy(Operation operation)
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue