drashna/qmk_firmware
1
0
Fork 0
Code Activity Actions

Westberrytech pr (#14422)

Browse source 
* Added support for WB32 MCU

* Modified eeprom_wb32.c

* Remove the eeprom_wb32-related code
This commit is contained in:
Joy Lee 2021-11-27 06:28:18 +08:00 • committed by GitHub
parent b04f66f245
commit 68838bb700
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
20 changed files with 1763 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

3
platforms/chibios/drivers/i2c_master.c
View file

@ -38,6 +38,9 @@ static const I2CConfig i2cconfig = {
I2C1_OPMODE,
I2C1_CLOCK_SPEED,
I2C1_DUTY_CYCLE,
#elif defined(WB32F3G71xx)
I2C1_OPMODE,
I2C1_CLOCK_SPEED,
#else
// This configures the I2C clock to 400khz assuming a 72Mhz clock
// For more info : https://www.st.com/en/embedded-software/stsw-stm32126.html

33
platforms/chibios/drivers/spi_master.c
View file

@ -54,6 +54,7 @@ bool spi_start(pin_t slavePin, bool lsbFirst, uint8_t mode, uint16_t divisor) {
return false;
}
#ifndef WB32F3G71xx
uint16_t roundedDivisor = 2;
while (roundedDivisor < divisor) {
roundedDivisor <<= 1;
@ -62,6 +63,7 @@ bool spi_start(pin_t slavePin, bool lsbFirst, uint8_t mode, uint16_t divisor) {
if (roundedDivisor < 2 || roundedDivisor > 256) {
return false;
}
#endif
#if defined(K20x) || defined(KL2x)
spiConfig.tar0 = SPIx_CTARn_FMSZ(7) | SPIx_CTARn_ASC(1);
@ -135,6 +137,37 @@ bool spi_start(pin_t slavePin, bool lsbFirst, uint8_t mode, uint16_t divisor) {
}
spiConfig.cpr = (roundedDivisor - 1) >> 1;
#elif defined(WB32F3G71xx)
if (!lsbFirst) {
osalDbgAssert(lsbFirst != FALSE, "unsupported lsbFirst");
}
if (divisor < 1) {
return false;
}
spiConfig.SPI_BaudRatePrescaler = (divisor << 2);
switch (mode) {
case 0:
spiConfig.SPI_CPHA = SPI_CPHA_1Edge;
spiConfig.SPI_CPOL = SPI_CPOL_Low;
break;
case 1:
spiConfig.SPI_CPHA = SPI_CPHA_2Edge;
spiConfig.SPI_CPOL = SPI_CPOL_Low;
break;
case 2:
spiConfig.SPI_CPHA = SPI_CPHA_1Edge;
spiConfig.SPI_CPOL = SPI_CPOL_High;
break;
case 3:
spiConfig.SPI_CPHA = SPI_CPHA_2Edge;
spiConfig.SPI_CPOL = SPI_CPOL_High;
break;
}
#else
spiConfig.cr1 = 0;

4
platforms/chibios/drivers/uart.c
View file

@ -18,7 +18,11 @@
#include "quantum.h"
#if defined(WB32F3G71xx)
static SerialConfig serialConfig = {SERIAL_DEFAULT_BITRATE, SD1_WRDLEN, SD1_STPBIT, SD1_PARITY, SD1_ATFLCT};
#else
static SerialConfig serialConfig = {SERIAL_DEFAULT_BITRATE, SD1_CR1, SD1_CR2, SD1_CR3};
#endif
void uart_init(uint32_t baud) {
static bool is_initialised = false;

16
platforms/chibios/drivers/uart.h
View file

@ -68,6 +68,22 @@
# define SD1_CR3 0
#endif
#ifndef SD1_WRDLEN
# define SD1_WRDLEN 3
#endif
#ifndef SD1_STPBIT
# define SD1_STPBIT 0
#endif
#ifndef SD1_PARITY
# define SD1_PARITY 0
#endif
#ifndef SD1_ATFLCT
# define SD1_ATFLCT 0
#endif
void uart_init(uint32_t baud);
void uart_write(uint8_t data);