[Core] Allow ChibiOS SIO
driver for UART
driver (#22839)
* onekey: stm32f3_disco: add usart pins and activate peripheral Signed-off-by: Stefan Kerkmann <karlk90@pm.me> * chibios: uart: change SD1 prefix to UART Signed-off-by: Stefan Kerkmann <karlk90@pm.me> * chibios: uart: add SIO driver and RP2040 compatibility Signed-off-by: Stefan Kerkmann <karlk90@pm.me> Co-authored-by: Sergey Vlasov <sigprof@gmail.com> * Update platforms/chibios/drivers/uart.h Co-authored-by: Joel Challis <git@zvecr.com> --------- Signed-off-by: Stefan Kerkmann <karlk90@pm.me> Co-authored-by: Sergey Vlasov <sigprof@gmail.com> Co-authored-by: Joel Challis <git@zvecr.com>
This commit is contained in:
parent
865a8f42a6
commit
61fa6949fb
14 changed files with 428 additions and 149 deletions
77
platforms/chibios/drivers/uart_sio.c
Normal file
77
platforms/chibios/drivers/uart_sio.c
Normal file
|
@ -0,0 +1,77 @@
|
|||
// Copyright 2024 Stefan Kerkmann (@KarlK90)
|
||||
// Copyright 2021 QMK
|
||||
// SPDX-License-Identifier: GPL-2.0-or-later
|
||||
|
||||
#include "uart.h"
|
||||
|
||||
#if defined(MCU_RP)
|
||||
// 38400 baud, 8 data bits, 1 stop bit, no parity, no flow control
|
||||
static SIOConfig sioConfig = {
|
||||
.baud = SIO_DEFAULT_BITRATE,
|
||||
.UARTLCR_H = (UART_UARTLCR_H_WLEN_8BITS | UART_UARTLCR_H_FEN),
|
||||
.UARTCR = 0U,
|
||||
.UARTIFLS = (UART_UARTIFLS_RXIFLSEL_1_8F | UART_UARTIFLS_TXIFLSEL_1_8E),
|
||||
.UARTDMACR = 0U,
|
||||
};
|
||||
#else
|
||||
static SIOConfig sioConfig = {
|
||||
.baud = SIO_DEFAULT_BITRATE,
|
||||
# if defined(MCU_STM32) && defined(CHIBIOS_HAL_USARTv3)
|
||||
.presc = USART_PRESC1,
|
||||
# endif
|
||||
.cr1 = UART_CR1,
|
||||
.cr2 = UART_CR2,
|
||||
.cr3 = UART_CR3,
|
||||
};
|
||||
#endif
|
||||
|
||||
void uart_init(uint32_t baud) {
|
||||
static bool is_initialised = false;
|
||||
|
||||
if (is_initialised) {
|
||||
return;
|
||||
}
|
||||
is_initialised = true;
|
||||
|
||||
sioConfig.baud = baud;
|
||||
|
||||
#if defined(USE_GPIOV1)
|
||||
palSetLineMode(UART_TX_PIN, UART_TX_PAL_MODE);
|
||||
palSetLineMode(UART_RX_PIN, UART_RX_PAL_MODE);
|
||||
#else
|
||||
palSetLineMode(UART_TX_PIN, PAL_MODE_ALTERNATE(UART_TX_PAL_MODE) | PAL_OUTPUT_TYPE_PUSHPULL | PAL_OUTPUT_SPEED_HIGHEST);
|
||||
palSetLineMode(UART_RX_PIN, PAL_MODE_ALTERNATE(UART_RX_PAL_MODE) | PAL_OUTPUT_TYPE_PUSHPULL | PAL_OUTPUT_SPEED_HIGHEST);
|
||||
#endif
|
||||
|
||||
sioStart(&UART_DRIVER, &sioConfig);
|
||||
}
|
||||
|
||||
void uart_write(uint8_t data) {
|
||||
chnPutTimeout(&UART_DRIVER, data, TIME_INFINITE);
|
||||
}
|
||||
|
||||
uint8_t uart_read(void) {
|
||||
msg_t result = chnGetTimeout(&UART_DRIVER, TIME_INFINITE);
|
||||
|
||||
if (sioHasRXErrorsX(&UART_DRIVER)) {
|
||||
sioGetAndClearErrors(&UART_DRIVER);
|
||||
}
|
||||
|
||||
return (uint8_t)result;
|
||||
}
|
||||
|
||||
void uart_transmit(const uint8_t *data, uint16_t length) {
|
||||
chnWrite(&UART_DRIVER, data, length);
|
||||
}
|
||||
|
||||
void uart_receive(uint8_t *data, uint16_t length) {
|
||||
chnRead(&UART_DRIVER, data, length);
|
||||
|
||||
if (sioHasRXErrorsX(&UART_DRIVER)) {
|
||||
sioGetAndClearErrors(&UART_DRIVER);
|
||||
}
|
||||
}
|
||||
|
||||
bool uart_available() {
|
||||
return !sioIsRXEmptyX(&UART_DRIVER);
|
||||
}
|
Loading…
Add table
Add a link
Reference in a new issue