drashna/qmk_firmware
1
0
Fork 0
Code Activity

[Onekey] Weact F405 with USB HS ULPI

Browse source
This commit is contained in:
Drashna Jael're 2024-10-22 10:12:57 -07:00
parent 81985c22c3
commit 236eaaa81d
Signed by: drashna
GPG key ID: DBA1FD3A860D1B11
5 changed files with 91 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
keyboards/handwired/onekey/stm32f405_weact/board.h Normal file
View file

@ -0,0 +1,10 @@
// Copyright 2024 Sergey Vlasov (@sigprof)
// SPDX-License-Identifier: GPL-2.0-or-later
#pragma once
#include_next <board.h>
#undef STM32_HSECLK
#define STM32_HSECLK 8000000
#define BOARD_OTG2_USES_ULPI

10
keyboards/handwired/onekey/stm32f405_weact/config.h Normal file
View file

@ -0,0 +1,10 @@
// Copyright 2024 Sergey Vlasov (@sigprof)
// SPDX-License-Identifier: GPL-2.0-or-later
#pragma once
#define ADC_PIN A0
#define SOLENOID_PINS { C6, C7, C8, C9 }
#define SOLENOID_PINS_ACTIVE_STATE { high, high, low }
#define USB_DRIVER USBD2

9
keyboards/handwired/onekey/stm32f405_weact/keyboard.json Normal file
View file

@ -0,0 +1,9 @@
{
"keyboard_name": "Onekey WeAct STM32F405 + USB3300",
"processor": "STM32F405",
"bootloader": "stm32-dfu",
"matrix_pins": {
"cols": ["A1"],
"rows": ["A2"]
}
}

17
keyboards/handwired/onekey/stm32f405_weact/mcuconf.h Normal file
View file

@ -0,0 +1,17 @@
// Copyright 2024 Sergey Vlasov (@sigprof)
// SPDX-License-Identifier: GPL-2.0-or-later
#pragma once
#include_next <mcuconf.h>
#undef STM32_PLLM_VALUE
#define STM32_PLLM_VALUE 8
#undef STM32_USB_USE_OTG1
#define STM32_USB_USE_OTG1 FALSE
#undef STM32_USB_USE_OTG2
#define STM32_USB_USE_OTG2 TRUE
#undef STM32_USE_USB_OTG2_HS
#define STM32_USE_USB_OTG2_HS TRUE

45
keyboards/handwired/onekey/stm32f405_weact/stm32f405_weact.c Normal file
View file

@ -0,0 +1,45 @@
// Copyright 2024 Sergey Vlasov (@sigprof)
// SPDX-License-Identifier: GPL-2.0-or-later
#include QMK_KEYBOARD_H
#define ULPI_PIN_MODE (PAL_MODE_ALTERNATE(10) | PAL_STM32_OTYPE_PUSHPULL | PAL_STM32_OSPEED_HIGHEST | PAL_STM32_PUPDR_FLOATING)
#define ULPI_STP_PIN C0
#define ULPI_DIR_PIN C2
#define ULPI_NXT_PIN C3
#define ULPI_CLK_PIN A5
#define ULPI_D0_PIN A3
#define ULPI_D1_PIN B0
#define ULPI_D2_PIN B1
#define ULPI_D3_PIN B10
#define ULPI_D4_PIN B11
#define ULPI_D5_PIN B12
#define ULPI_D6_PIN B13
#define ULPI_D7_PIN B5
#define ULPI_RST_PIN A6
void board_init(void) {
palSetLineMode(ULPI_STP_PIN, ULPI_PIN_MODE);
palSetLineMode(ULPI_DIR_PIN, ULPI_PIN_MODE);
palSetLineMode(ULPI_NXT_PIN, ULPI_PIN_MODE);
palSetLineMode(ULPI_CLK_PIN, ULPI_PIN_MODE);
palSetLineMode(ULPI_D0_PIN, ULPI_PIN_MODE);
palSetLineMode(ULPI_D1_PIN, ULPI_PIN_MODE);
palSetLineMode(ULPI_D2_PIN, ULPI_PIN_MODE);
palSetLineMode(ULPI_D3_PIN, ULPI_PIN_MODE);
palSetLineMode(ULPI_D4_PIN, ULPI_PIN_MODE);
palSetLineMode(ULPI_D5_PIN, ULPI_PIN_MODE);
palSetLineMode(ULPI_D6_PIN, ULPI_PIN_MODE);
palSetLineMode(ULPI_D7_PIN, ULPI_PIN_MODE);
gpio_set_pin_output(ULPI_RST_PIN);
gpio_write_pin_low(ULPI_RST_PIN);
palSetLineMode(
B14, PAL_MODE_ALTERNATE(12) | PAL_STM32_OTYPE_PUSHPULL | PAL_STM32_OSPEED_HIGHEST | PAL_STM32_PUPDR_FLOATING);
palSetLineMode(
B15, PAL_MODE_ALTERNATE(12) | PAL_STM32_OTYPE_PUSHPULL | PAL_STM32_OSPEED_HIGHEST | PAL_STM32_PUPDR_FLOATING);
}